A new analog pixel memory cell realized in a 3-μm LTPS technology is proposed to achieve low-power consumption for TFT-LCDs. By employing the inversion data in storage capacitor with complementary source follower, the frame rate to refresh the static image can be reduced from 60Hz to 3Hz with output decay only less than 0.075V under the input data from 1V to 4V.
Introduction
Recently, Thin Film Transistor Liquid Crystal Displays (TFT-LCDs) become a mainstream for displays because of high contrast ratio and fast response time. However, since the TFT-LCDs are not emissive display, high power consumption is a serious problem for TFT-LCDs. Most research reports had mentioned that the power consumption almost comes from the backlight system with AC power supplying to the LCs. In order to reduce the power wastage on AC power for displays [1] , the Memory-In-Pixel (MIP) circuit was used to implement a low-power standby mode for continuous display of static images.
Memory-in-pixel circuit has attracted lots of interests for low-power application [2] - [8] . By refreshing the voltage level of scan line, polarity inversion can be easily produced even though the data is no longer furnished. So far, most of literatures used the digital MIP circuits [2] - [5] , but the digital MIP requires suitable scan lines and capacitors to reach the action of polarity inversion. On the contrary, integrating analog MIP circuit would achieve high image quality and resolution. But, the analog memory has a shortcoming that the output voltage may have inaccuracy with corresponding data voltage, which means that the static image may be distorted with asymmetry of inversion voltage.
In this work, an analog memory cell with the function of self voltage inversion for MIP application is proposed. The memory cell is realized in conventional LTPS process without additional process modification. Employing the proposed circuit, the operating rate to refresh static image can be reduced from 60Hz to 3Hz and providing inversion voltage through the analog memory. The analog MIP circuit can be operated with two row lines only, which can decrease the asymmetric inversion voltage by adding a reference voltage to the proposed circuit. Figure 1 shows the cross-sectional view of LTPS TFT technology [9] . Fabrication process starts from the buffer layer which was deposited on the glass substrate. Then, the undoped 50-nm-thick a-Si layer was deposited and crystallized by XeCl excimer laser with a laser energy density varied from 340mJ/cm 2 to 420mJ/cm 2 . The recrystallized poly-Si films were patterned into the active islands. Afterward, a 60-nm-thick oxide layer was deposited as the gate insulator. Then, the 200-nm-thick molybdenum was deposited and patterned as the gate electrode. The n -doping was direct self-aligned to the gate electrode without additional mask process. The n ＋ source/drain regions were defined by one mask. The dopants were activated by thermal process. After the deposition of nitride passivation and the formation of contact holes, the 550-nm-thick titanium/aluminum/titanium tri-layer metal was deposited and patterned to be the metal pads. For the analog pixel memory circuit verification, the channel length of all devices is kept as 5μm, while the channel width is varied from 30μm to 3μm in the circuit. Figure 2 shows the cooperation and connection between the proposed analog memory cell and the original pixel of LCD. During the standby mode, the scan driver switches input from row signal (Row [N]) to control signals. Source driver provides Vdata (Vdata=|Vp|+|Vt|) to the data line where Vp is the original pixel data and Vt is the threshold voltage of Poly-Si TFT. Then, the analog memory cell samples Vdata and cooperates with control signals to supply the capacitive loading (C LC ) at Vout. Through this arrangement, the memory cell can self generate inversion voltage for C LC. Therefore, the source driver can be turned off at this duration until the specific frame Figure 4 shows the conceptual diagram of the operation principle to the proposed analog pixel memory cell. At the beginning of T3 period, M2 is operated as a source follower and the output voltage goes to 2Vref-Vdata+|Vtp| and then holds this voltage level until the next period comes, where |Vtp| is the absolute threshold voltage of M2.
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In the standby mode, Vout is varied by the M1 and M2 source followers, respectively. The threshold voltage difference between Vtn and |Vtp| will cause non-symmetric output waveforms, so liquid crystal can't present equal transmittance. (3) In other words, by adjusting the reference voltage, the problem of asymmetric inversion voltage for analog MIP cell can be solved by the design method. This work develops a robust analog memory cell with the function of self voltage inversion, which requires fewer scan lines than conventional digital memory. Therefore, the proposed analog pixel memory cell is suitable for high resolution MIP application.
Experimental Verification
A. Simulation
The proposed analog pixel memory circuit has been designed and verified by the HSPICE software with the RPI model (Level=62) in a 3-μm LTPS process. The device dimensions of the proposed circuit are shown in Table 1 . The ratio of channel width (W) to channel length (L) for driving transistors M1 and M2 are 30μm/5μm, and those for switch transistors (M3, M4) and (M5, M6, M7) are 3μm/5μm and 5μm/5μm, respectively. Furthermore, the storage capacitor (Cst) is 5pF and the DC voltage supplies are 5V and -5V. Figure 5(a) depicts the simulation results of the output (Vout) voltage under Vdata inputs of 1.5V, 2.5V, 3.5V, and 4.5V, respectively. With the power saving concept, Figure 5 (a) shows twenty frame time (16.6ms×20=332ms) per Scan1 pulse which is equivalent to a frame rate of 3Hz for refreshing static image. The power consumption comes from source driver only when Vdata is sampled by the proposed analog memory cell. Afterward, the cell works between the positive and negative data holding periods to generate positive and negative pixel voltages at Vout only by the control signals. Figure 5 (a) also shows the output inversion voltage is symmetric no matter how the input data changes. Besides, the high and low voltage level is decreased approximately a threshold voltage due to the operation of source followers. Fig. 5(a) when Vdata is 4.5V. After twenty frame time, the simulation result shows the output voltage difference from initial Vdata is only 0.07V. This result represents that the proposed circuit could be effectively operated higher than 5-bit (data range/one gray scale=3.5/0.07=50) digital memory at the frame rate of 3Hz. Figure 6 . The fabricated on-panel circuit for analog pixel memory and the corresponding measurement setup.
B. Measurement
For measurement setup, synchronous signals are generated by pulse card of Keithly 4200-scs. Input range of Scan1 and (Scan2, Scan3) are set as 0V to 10V and -5V to 5V, respectively. Digital oscilloscope is utilized to observe output waveforms as shown in Figure 6 . For circuit verification, twenty frame time per Scan1 is used to verify the output waveforms whether it could realize the design function. Figure 7 shows that when Vdata varied from 1V to 4V with the step of 1V, the output inversion signal was 0V to 0V, 1V to -0.998V, 2V to -2.015V, and 3V to -2.975V, when Vref is 0.2V (ΔV is about 0.4V). It shows that the inaccuracy for polarity inversion difference is no more than 0.025V because of Vref feeding. Besides, the maximum output decay voltage is less than 0.075V during twenty frame time when Vdata is 4V, which is consistent with the simulation results. The decay error comes from the parasitic effect of transistors. During the T2 and T3 alternative changing periods, node B (V B ) and node A (V A ) are coupled by the parasitic capacitance and storage capacitance in Fig. 3(a) . Because Vout is followed by V A and V B , the coupling decay value will directly affect output voltage. For example, from positive data holding period changing to negative data holding period, the voltage at storage capacitor can be shown in the following [10] ) Vref Vdata ( 4 Cgs Cst 2 Cgd 2 Cgs
The second term of Eq. (4) is reduced because of capacitive voltage division, where Cgs2, Cgd2, and Cgs4 are the parasitic capacitance of M2 and M4. Moreover, this effect is taken place per polarization inversion since there is no data refreshing to cause output decay errors. In other words, after more frame time, the holding voltage is smaller than the front one. In order to decrease the non-ideal effect, storage capacitor (Cst) has to be designed as large as possible to meet the ideal case in Eq. (2). However, it limits the LCD's aperture ratio. For measurement consideration, the capacitive ratio of oscilloscope and liquid crystal is about thirty times. The size of M1 and M2 has to be designed larger (30μm/5μm). Therefore, larger storage capacitor (Cst=5pF) is needed to verify the functionality of the proposed circuit. Figure 8 shows the output voltage decay under different frame number with different Vdata. The maximum decay value is no more than 0.075V when Vdata is 2V, 3V, and 4V. It means that the operating of source driver can be reduced from 60Hz to 3Hz. Power consumption is reduced to about twenty times from the normal operation at standby mode. Besides, frame number is chosen by the tolerance of specified output decay for higher resolution. By integrating the proposed MIP circuit on the pixel, better image quality can be obtained.
Conclusion
The proposed analog pixel memory circuit can achieve the power saving purpose for LCD panel applications, which has been successfully verified in a 3-μm LTPS process. It can reduce the frame rate from 60Hz to 3Hz to refresh static image. The maximum voltage decay is less than 0.075V under the input data from 1V to 4V in the experimental results.
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